VHDL Design and Coding Standard for Safety-Critical FPGAs
A practical VHDL design guide for safety-critical FPGA development, covering coding rules, synchronous design, reset handling, clock domain crossing (CDC), FSMs, and code coverage. Based on engineering experience and aligned with DO-254, AMC 20-152A, and applicable ECSS practices, it provides ready-to-use code examples and technical rationales to help FPGA teams develop robust, verifiable, and maintainable designs. (230 pages)
Contact me for more information on purchasing this document.